


Fig. 1










Fig. 3A











Fig. 4A






```
9/26
         ENTITY FXUCHK IS
                PORT(
                            SIN
                                                   IN std ulogic;
                                                   IN std ulogic;
                            Q_IN
                                                   IN std ulogic;
                            R IN
                                                                                               450
                             clock
                                                   IN std ulogic;
                                                   OUT std ulogic vector(0 to 1);
                             fails
                                                   OUT std ulogic vector(0 to 2);
                             counts
                                                    OUT std ulogic vector(0 to 1);
                             harvests
                        );
          --!! Design Entity: FXU;
          --!! Inputs
         --!! S_IN =>
--!! Q_IN =>
--!! R_IN =>
--!! CLOCK =>
                                         B.C.S;
                                         A.Q;
                                         R;
                                         clock;
          --!! End Inputs
          --!! Fail Outputs;
        --!! O: "Fail message for failure event 0";
--!! 1: "Fail message for failure event 1";
                                                                                                          440
                                                                     -451
          --!! End Fail Outputs;
          --!! Count Outputs;
          --!! 0 : <event0> clock;
        --!! 1 : <event1> clock;
          --!! 2 : <event2> clock;
          --!! End Count Outputs;
        --!! Harvest Outputs;

--!! 0 : "Message for harvest event 0";


--!! 1 : "Message for harvest event 1";

--!! End Harvest Outputs;
457 < --!! End;
           ARCHITECTURE example of FXUCHK IS
           BEGIN
                  ... HDL code for entity body section ...
           END;
```


Fig. 4C


















Fig. 5B




14/26












Fig. 8A Prior Art




Fig. 8B Prior Art



```
ENTITY FSM IS
    PORT(
              ....ports for entity fsm....
          );
     ARCHITECTURE FSM OF FSM IS
     BEGIN
              ... HDL code for FSM and rest of the entity ...
              fsm state(0 to 2) < = ... Signal 801 ...
      853 < --!! Embedded FSM : examplefsm;
      859√ --!! clock
                                : (fsm clock);
      854 √ --!! state vector
                                : (fsm_state(0 to 2));
      855√ --!! states
                                : (S0, S1, S2, S3, S4);
                                                                        -852
                                                                               ≻860
      856-\sqrt{\phantom{a}} --!! state_encoding : ('000', '001', '010', '011', '100');
             --!! arcs
                         : (S0 = > S0, S0 = > S1, S0 = > S2,
                                (S1 = > S2, S1 = > S3, S2 = > S2,
      857-
                                (S2 = > S3, S3 = > S4, S4 = > S0);
              --!!
      858 √ --!! End FSM;
     END;
```

Fig. 8C





Fig. 9

· 1









Fig. 11B

Fig. 11C



```
26/26
    ENTITY X IS
       PORT(
          );
    ARCHITECTURE example of X IS
    BEGIN
     ... HDL code for X ...
                                          1220
                             r1230
END;
```

Fig. 12B